

PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION  
International Bureau

## INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6 :  G01N 23/00		A2	(11) International Publication Number: <b>WO 99/17103</b>
			(43) International Publication Date: 8 April 1999 (08.04.99)
<p>(21) International Application Number: PCT/US98/17781</p> <p>(22) International Filing Date: 27 August 1998 (27.08.98)</p> <p>(30) Priority Data: 60/057,696 27 August 1997 (27.08.97) US</p> <p>(71) Applicant: MICRION CORPORATION [US/US]; One Corporation Way, Peabody, MA 01960-7990 (US).</p> <p>(72) Inventor: DAWES, Nicholas; 28 Wolf Hill Road, Gloucester, MA 01930 (US).</p> <p>(74) Agents: LIEPMANN, W., Hugo et al.; Lahive &amp; Cockfield, LLP, 28 State Street, Boston, MA 02109 (US).</p>			(81) Designated States: AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GE, GH, GM, HR, HU, ID, IL, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, UA, UG, UZ, VN, YU, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).
			<p><b>Published</b></p> <p><i>Without international search report and to be republished upon receipt of ihai report.</i></p>
<p>(54) Title: IN-LINE FIB PROCESS MONITORING WITH WAFER PRESERVATION</p> <p>(57) Abstract</p> <p>This invention relates to methods for in-line sampling of a semiconductor wafer for monitoring purposes while preserving at least significant integrity of the parent wafer. More specifically, the invention employs focused ion beam technology and electrostatic probes or a mechanical assembly, e.g., tweezers, to cut and remove a segment of a semiconductor wafer, while in process, for analysis, and to fill the void by deposition of a dielectric material on the wafer, thus preserving essential integrity of the wafer. The removed segment allows extensive analysis of the wafer, such as defect analysis, without sacrificing the entire wafer in the process. The invention can include the further step of filling the cavity that has been created in the wafer as a result of removing the segment. The deposition of the dielectric material closes the opening and restores the wafer surface to its original or other desired topography. In addition, it limits the level of contamination of the wafer by the ions of the FIB employed to cut out the removed segment.</p>			
<pre> graph TD     A[MAINTAIN HIGH VACUUM] --&gt; B[IMAGING SILICON WATER BY AN FIB TO SELECT LOCATION FOR REMOVAL]     B --&gt; C[ETCHING THE WATER BY AN FIB TO CUT A SEGMENT AT SELECTED LOCATION]     C --&gt; D[PLACING THE REMOVED SEGMENT ON A HOLDER]     D --&gt; E[ANALYZING THE REMOVED SEGMENT]     E --&gt; C     C --&gt; F[REMOVING THE CUT SEGMENT BY AN ELECTROSTATIC PROBE]     F --&gt; G[DEPOSITING SILICON DIOXIDE ON THE WATER TO FILL VOID CREATED BY REMOVAL]     G --&gt; C   </pre>			

**FOR THE PURPOSES OF INFORMATION ONLY**

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece	ML	Mali	TR	Turkey
BG	Bulgaria	HU	Hungary	MN	Mongolia	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MR	Mauritania	UA	Ukraine
BR	Brazil	IL	Israel	MW	Malawi	UG	Uganda
BY	Belarus	IS	Iceland	MX	Mexico	US	United States of America
CA	Canada	IT	Italy	NE	Niger	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NL	Netherlands	VN	Viet Nam
CG	Congo	KE	Kenya	NO	Norway	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NZ	New Zealand	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	PL	Poland		
CM	Cameroon	KR	Republic of Korea	PT	Portugal		
CN	China	KZ	Kazakhstan	RO	Romania		
CU	Cuba	LC	Saint Lucia	RU	Russian Federation		
CZ	Czech Republic	LJ	Liechtenstein	SD	Sudan		
DE	Germany	LK	Sri Lanka	SE	Sweden		
DK	Denmark	LR	Liberia	SG	Singapore		
EE	Estonia						

## IN-LINE FIB PROCESS MONITORING WITH WAFER PRESERVATION

### Background

5

This invention relates to methods for sampling a semiconductor wafer while preserving essential integrity of the wafer. More specifically, the invention relates to methods for in-line process monitoring of a semiconductor wafer without sacrificing the entire wafer in the process.

10

The process monitoring of fabricated semiconductor wafers is traditionally accomplished by removing the wafer from the manufacturing process for analysis. Such methods traditionally render the entire wafer unusable for further processing. Thus, the wafer used for analysis is discarded.

15

Although the wafer may be imaged by a focused ion beam ("FIB"), while still in process, to search for defects, the imaging capability of an FIB, even with integration of a scanning electron microscope ("SEM"), is not as good as that of a single column SEM. The imaging capability of an FIB is further limited by inaccessibility for imaging of side surfaces of structural blocks on the wafer.

20

Furthermore, choices of chemicals for decoration of the sample are limited due to incompatibility of many chemicals used for decoration with the materials inside an FIB chamber. In addition, in the case of an FIB that uses Gallium ions, extensive contamination of the silicon wafer can occur, rendering the wafer not usable after exposure to the Gallium beam.

25

Thus, wafers used for conventional process monitoring are typically removed from the FIB system, a portion of the wafer is analyzed, and then the wafer is discarded. This discarding of an entire wafer, including valuable intact circuit devices, can result in a significant financial loss. As a wafer enters the advanced stages of processing, the financial loss associated with discarding a wafer increases significantly. It is therefore desirable to develop methods which allow in-line process monitoring of semiconductor wafers without loss of the entire wafer.

30

U.S. Patent No. 5,270,552 issued to Ohnishi et al (hereinafter Ohnishi), and incorporated herein by reference, relates to monitoring of FIB processing of wafers. The present invention provides improvements over what is taught in Ohnishi. The improvements of the present invention include avoiding damage to the wafer and monitoring the FIB processing of wafers in a quick and effective manner.

- 2 -

Accordingly it is an object of this invention to provide a method for in-line sampling of a semiconductor wafer while preserving essential integrity of the parent wafer.

The invention is next described in connection with an illustrated embodiment. It 5 will, however, be obvious to those skilled in the art that various modifications can be made to the embodiment without departing from the spirit or scope of this invention.

#### Summary of the Invention

10 This invention relates to methods for in-line sampling of a semiconductor wafer for monitoring purposes while preserving at least significant integrity of the parent wafer. More specifically, the invention employs focused ion beam technology and electrostatic probes or a mecahnical assembly, e.g., tweezers, to cut and remove a segment of a semiconductor wafer, while in process, for analysis, and to fill the void by 15 deposition of a dielectric material on the wafer, thus preserving essential integrity of the wafer. The removed segment allows extensive analysis of the wafer, such as defect analysis, without sacrificing the entire wafer in the process.

The invention typically is practiced on a wafer of dielectric material, such as 20 silicon, that is treated with integrated circuit fabricating steps such as selective impurity doping, passivation, chemical etching, material deposition, and the like. In one embodiment of the invention, the wafer is imaged by a focused ion beam to select a location to be analyzed. The location can be selected for example by seemingly faulty appearance, faulty in situ testing, or otherwise. After selecting the location that includes 25 circuitry of interest or other wafer positions, a focused ion beam, capable of etching the semiconductor wafer, is directed to that location on the wafer to cut from the wafer a segment of selected size, including depth, at that location. In one embodiment of the invention, three straight milling cuts are performed. The cuts in this example penetrate the wafer to a depth of approximately 30 microns, at three sides of the segment to be removed. A further cut, is performed at an angle of approximately 45-60 degrees to the 30 normal in such a way that a pyramidal polyhedron is milled with one corner well inside the bulk of the wafer. In such a case, the cross section of the cut segment viewed from the top is a square. In another embodiment, the segment is cut by making three milling cuts such that the cross sections of the cut segment viewed from the top and from each side are triangular.

35 An electrostatic probe, brought to the proximity of the top side of the cut segment, removes the segment from the bulk of the wafer. Alternatively, mechanical tweezers can remove the segment. The removed segment is then available for analysis

- 3 -

without further deteriorating or otherwise affecting the wafer from which it was cut. Once on a sample holder, extensive analysis of the removed segment is feasible. For example, the removed segment can be placed in a high resolution scanning electron microscope ("SEM"), it can be chemically decorated, or it can undergo a variety of 5 material analyses.

The invention can include the further step of filling the cavity that has been created in the wafer as a result of removing the segment. The deposition of the dielectric material closes the opening and restores the wafer surface to its original or other desired topography. In addition, it limits the level of contamination of the wafer by the ions of 10 the FIB employed to cut out the removed segment. In one embodiment of the invention, the semiconductor wafer is silicon, and Gallium ions are used for etching it to remove the segment. Because Gallium ions can diffuse readily into silicon, the deposition of the dielectric material after removal of the segment encapsulates any contaminated silicon, thus reducing the risk of large area contamination.

15 Thus, the invention allows in-line process monitoring and defect analysis of a semiconductor wafer while preserving the integrity of the parent wafer.

#### Brief Description of the Drawings

20 FIGURE 1 is a flow chart delineating steps according to the invention for in-line sampling of a semiconductor wafer.

FIGURE 2 depicts a semiconductor wafer from which a segment has been cut according to the invention.

25 FIGURE 3(a) to FIGURE 3(e) schematically illustrate processes of separation in an embodiment of the separation method according to the present invention.

30 FIGURE 4(a) and FIGURE 4(b) schematically illustrate an example of a separation process for separating a specimen which can be processed in a transmission electron microscope (TEM).

35 FIGURE 5(a) and FIGURE 5(b) schematically illustrate another example of a separation process for separating a specimen which can be processed in a transmission electron microscope (TEM).

Description of illustrated Embodiment

FIGURE 1 shows a flow chart depicting various steps in an illustrated embodiment of the present invention. The first step of the process consists of imaging 5 the silicon wafer by focusing a beam of Gallium ions on the surface of the wafer and detecting the emitted secondary ions. The imaging of the wafer allows selection of the location where it is desirable to remove a segment for analysis.

Further reference to FIGURE 1 also shows that after selection of the appropriate 10 location for removal of a segment, an FIB, capable of etching a silicon wafer, is used to cut away a segment of the wafer. In one practice of the invention, illustrated in FIGURE 2, three straight milling cuts are performed to a depth of approximately 30 microns, and then a final cut is performed at an angle of 45-60 degrees to the normal to the wafer in such a way that a pyramidal polyhedron solid is milled with one corner well inside the bulk silicon.

15 FIGURE 1 also shows that an electrostatic probe is brought to the proximity of the cut segment in order to remove the segment from the bulk silicon wafer. The FIB system then bonds the probe to the cut segment. Subsequently, a user can manipulate the probe to place the removed segment onto a segment or sample holder. The cut segment can then be analyzed by a variety of known techniques, such as SEM.

20 With further reference to FIGURE 1, after the segment is removed from the wafer, an FIB is used to deposit silicon dioxide on the wafer at the location where the segment was removed. The deposition is accomplished by introducing chemicals, such as those in the siloxane family and typically in a vapor state, to the surface of the wafer in the presence of an FIB of Gallium ions incident on the wafer at the location of the 25 removed segment. The beam of Gallium ions interacts with the chemicals to deposit silicon dioxide onto the wafer. The deposition at least coats or covers the surface where the segment was cut from the wafer. It typically fills the cavity created by the removal of the cut segment, and can restore the surface of the wafer to its original topography. Because Gallium ions are contaminants in silicon, coating the cuts in the wafer with 30 such a dielectric as silicon dioxide reduces the risk of large area contamination by encapsulating any contaminated silicon.

FIGURE 1 further shows that the steps of imaging, etching the wafer to cut a 35 segment of the wafer, and depositing dielectric material on the wafer, are accomplished in a high vacuum chamber. The step of removing the cut segment can be either performed under high vacuum, or can be accomplished externally by removing the wafer from the vacuum chamber.

- 5 -

FIGURE 2 shows the geometry of one embodiment of a sample cut from a wafer according to one method of the present invention.

Next, with reference to FIGS. 3 (a) - 3 (e), the processing on the specimen 12 by means of an FIB apparatus will be described. FIG. 3 (a) to FIG. 3 (e) show an embodiment of the present invention, illustrating steps (a) through (e) for separating from the specimen 12, a part of the specimen 12 including a portion to be analyzed. In this embodiment, the specimen 12 is silicon substrate, and the separated part of the specimen 12 is hereinafter referred to as "a separated specimen". The process of separation will be described along the steps (a) through (e) successively.

5 (a) In FIG. 3 (a), the attitude of the specimen 12 is maintained so that the FIB 11 is perpendicularly radiated on the surface of the specimen 12. The FIB 11 is scanned rectangularly on the vicinity of a portion to be separated; so that a rectangular hole 13 having a required depth is formed in the surface of the specimen 12.

10 (b) In FIG. 3 (b) the specimen 12 is tilted so that the axis of the FIB 11 is tilted at an angle of about 70° relative to the surface of the specimen 12. The FIB 11 is radiated to a side portion of the specimen 12 in which the rectangular hole 13 is formed, so that a bottom hole 14 is formed in parallel to the surface of the portion to be separated. The tilt angle of the specimen 12 (the attitude of the specimen 12) is changed by means of 1 specimen rotator.

15 (c) In FIG. 3 (c), the attitude of the specimen 12 is changed so that the surface of the specimen 12 is set to be perpendicular to the FIB 11 again. The FIB 11 is scanned along a circumferential portion to be separated so that trenches are formed.

20 (d) In FIG. 3 (d), in order to separate the portion to be separated by using the FIB 11, the FIB 11 is scanned along the circumferential portion to be separated to elongate the trenches 15. Next, a separated specimen 19 is cut from the specimen 12. The cut-out separated specimen 19 is supported by the electrostatic probe 31.

25 (e) In FIG. 3 (e), the electrostatic probe 31 is manipulated to move the separated specimen 19 to a required place.

FIG. 4 (a) and FIG. 4(b) show an embodiment in which a portion of the specimen 12 is spirited in the same manner as in the above embodiment, and its separated specimen 19 is made into a thin film capable of being observed by a transmission electron microscope (TEM).

In FIG. 4 (a) a portion 19a of the separated specimen 19 is previously cut out to be thin. In FIG 4 (b) the thin portion 19a of the separated specimen 19 is further thinned to form a thin film by the FIB 11. The portion 19a of the specimen 19 is analyzed by a TEM. According to this embodiment, it is possible to remove a TEM specimen from a

- 6 -

desired location on the specimen 12 easily and with accuracy, without destroying the specimen 12.

FIGS. 5 (a) and 5(b) show the removal of the separated specimen 19 by a mechanical assembly. The mechanical assembly can take the form of tweezers capable of gripping the separated specimen 19.

One illustrative apparatus capable of practicing the invention as described above to achieve the mentioned steps is a commercially available focused ion beam instrument, such as model 9500 IL series marketed by Micrion Corporation. Electrostatic probes, capable of removing a cut segment of the wafer, are also commercially available.

10 The methods of the invention, therefore, allow in-line processing of a semiconductor wafer while preserving the parent wafer.

It will thus be seen that the invention attains the objectives set forth above. Because certain changes in the above processes can be made without departing from the spirit or scope of the invention, the above description is intended to be interpreted as 15 illustrative and not in a limiting sense.

**What is claimed is:**

1. A method for sampling a semiconductor wafer for analysis comprising the steps of
  - 5 imaging said wafer, for selecting the location of a segment for sampling, by detecting particles emitted in response to a focused ion beam incident on the wafer, cutting said wafer at the selected location by directing a wafer-etching focused ion beam onto the wafer to separate the segment from the wafer, removing the separated segment from the wafer, and
    - 10 depositing a dielectric material on the wafer surface from which said segment was cut.
  2. The method of claim 1 wherein said semiconductor wafer is silicon.
- 15 3. The method of claim 1 wherein said cut segment consists of a plurality of intact layers, introduced by manufacturing process, with a conical shape and a cross section selected from the group consisting of circles, ellipses, squares, and triangles.
4. The method of claim 1 wherein the step of removing said cut segment is
  - 20 accomplished by an electrostatic probe positioned in the proximity of said cut segment.
5. The method of claim 1 wherein the step of depositing a dielectric material is achieved by depositing silicon dioxide on the wafer surface from which said segment was cut.
- 25 6. The method of claim 1 wherein the step of removing said cut segment is accomplished by mechanical tweezers positioned in contact with said cut segment.
7. A method for sampling a semiconductor wafer for analysis comprising the steps of
  - 30 cutting said wafer at a selected location by directing a wafer-etching focused ion beam onto the wafer to separate the segment from the wafer, and removing the separated segment from the wafer using an electrostatic probe.

1/6




FIGURE 1

2/6







FIGURE 2

3/6

**FIG. 3a****FIG. 3b****FIG. 3c**

4/6

FIG. 3d





FIG. 3e



5/6

FIG. 4a





FIG. 4b



6/6

FIG. 5a




FIG. 5b

